

Edition 2.0 2012-06

IEEE Std 1481™

INTERNATIONAL STANDARD

Delay and power calculation standards – Part 1: Integrated circuit delay and power calculation systems

INTERNATIONAL ELECTROTECHNICAL COMMISSION

PRICE CODE XH

ICS 25.040; 35.060

ISBN 978-2-83220-107-7

Warning! Make sure that you obtained this publication from an authorized distributor.

Contents

| 1 |)verview | 1 |
|---|---|----|
| | 1.1 Scope | 1 |
| | 1.2 Purpose | 2 |
| | 1.3 Introduction | 2 |
| 2 | formative references | 3 |
| 3 | efinitions | 4 |
| 4 | cronyms and abbreviations | 13 |
| 5 | ypographical conventions | 14 |
| | 5.1 Syntactic elements | 14 |
| | 5.2 Conventions | 15 |
| 6 | PCS flow | 16 |
| | 6.1 Overview | 16 |
| | 6.1.1 Procedural interface | 17 |
| | 6.1.2 Global policies and conventions | 17 |
| | 6.2 Flow of control | 17 |
| | 6.3 DPCM—application relationships | 18 |
| | 6.3.1 Technology library. | 18 |
| | 6.3.2 Subrule | 18 |
| | 6.4 Interoperability | 18 |
| 7 | Pelay calculation language (DCL) | 19 |
| | 7.1 Character set | |
| | 7.2 Lexical elements | 19 |
| | 7.2.1 Whitespace | 19 |
| | 7.2.2 Comments | 19 |
| | 7.2.3 Tokens | 19 |
| | 7.2.4 Header names | 31 |
| | 7.2.5 Preprocessing directives | 31 |
| | 7.3 Context | |
| | 7.3.1 Space | |
| | 7.3.2 Plane | |
| | 7.3.3 Context operation | |
| | 7.3.4 Library parallelism | |
| | 7.3.5 Application parallelism. | |
| | 7.4 Data types | |
| | 7.4.1 Base types | |
| | 7.4.2 Native data types | |
| | 7.4.3 Mathematical calculation data types | |
| | 7.4.4 Pointer data types | |
| | 7.4.5 Aggregate data types | |
| | 7.5 Identifiers | |
| | 7.5.1 Name spaces of identifiers. | |
| | 7.5.2 Storage durations of objects | |
| | 7.5.3 Scope of identifiers. | |
| | 7.5.4 Linkages of identifiers | |
| | 7.6 Operator descriptions | |
| | 7.6.1 String prefix operator. | |
| | 7.6.2 Explicit string prefix operator. | |
| | 7.6.3 Embedded string prefix operator | |
| | 7.6.4 String prefix semantics | |
| | 7.6.5 Assignment operator. | |
| | 7.6.6 New operator. | |
| | 7.6.7 SCOPE operator(s) | 43 |

| 7.6.8 Launch operator | 44 |
|--|----------|
| 7.6.9 Purity operator | 44 |
| 7.6.10 Force operator | |
| 7.7 Timing propagation | |
| 7.7.1 Timing checks | |
| 7.7.2 Test mode operators | |
| 7.8 Expressions. | |
| 7.8.1 Array subscripting | |
| 7.8.2 Statement calls. | |
| 7.8.3 General syntax | |
| 7.8.4 Method statement calls. | |
| 7.8.5 Assign variable reference. | |
| 7.8.6 Store variable reference. | |
| 7.8.7 Mathematical expressions. | |
| 7.8.8 Mathematical operators. | |
| 7.8.9 Discrete math expression. | |
| 7.8.10 INT discrete | |
| 7.8.11 PINLIST discrete | |
| 7.8.12 Logical expressions and operators | |
| 7.8.13 MODE expressions | |
| 7.8.14 Embedded C code expressions | |
| 7.8.15 Computation order. | |
| 7.9 DCL mathematical statements. | |
| 7.9.1 Statement names | |
| 7.9.1 Statement names | |
| 7.9.3 Modifiers | |
| 7.9.4 Prototypes | |
| 7.9.5 Statement failure | |
| 7.9.6 Type definition statements | |
| 7.9.0 Type definition statements | |
| 7.9.8 DCL to C communication | |
| 7.9.9 Constant statement | |
| 7.9.10 Calculation statements | |
| 7.9.10 Calculation statements 7.9.11 METHOD statement | |
| | |
| 7.10 Predefined types | |
| 7.10.1 ACTIVITY_HISTORY_TYPE7.10.2 HISTORY_TYPE | |
| 7.10.2 HISTORY_ITPE | /0 77 |
| 7.10.3 LOAD_HISTORY_TYPE | |
| 7.10.4 CELL_LIST_TYPE | |
| 7.10.5 TECH_TYPE | |
| 7.10.6 DELAY_REC_TYPE | |
| 7.10.7 SLEW_REC_TYPE | |
| 7.10.8 CHECK_REC_TYPE | |
| 7.10.9 CCDB_TYPE | |
| 7.10.10 CELL_DATA_TYPE | |
| 7.10.11 PCDB_TYPE | |
| 7.10.12 PIN_ASSOCIATION | |
| 7.10.13 PATH_DATA_TYPE | |
| 7.10.14 STD STRUCT | |
| 7.11 Predefined variables. | |
| 7.11.1 ARGV | |
| 7.11.2 CONTROL_PARM | |
| 7.12 Built-in function calls | |
| 7.12.1 ABS | |
| 7.12.2 Complex number components | |
| 7.12.3 EXPAND | 82 |

| 7.12.4 Array functions | |
|---|-----|
| 7.12.5 Messaging functions. | |
| 7.13 Tables | |
| 7.13.1 TABLEDEF statement | |
| 7.13.2 Table visibility rules | |
| 7.13.3 TABLE statement | |
| 7.13.4 LOAD_TABLE statement | 91 |
| 7.13.5 UNLOAD TABLE statement | 93 |
| 7.13.6 WRITE TABLE statement | 94 |
| 7.13.7 ADD ROW statement | |
| 7.13.8 DELETE ROW statement | |
| 7.14 Built-in library functions. | |
| 7.14.1 Numeric conversion functions. | |
| 7.14.2 Tech family functions. | |
| 7.14.3 Trigonometric functions. | |
| 7.14.4 Context manipulation functions. | |
| 7.14.5 Debug controls | |
| 7.14.5 Debug controls | |
| | |
| 7.14.7 Table functions | |
| 7.14.8 Subrule controls. | |
| 7.15 Library control statements. | |
| 7.15.1 Meta-variables. | |
| 7.15.2 TECH_FAMILY | |
| 7.15.3 RULENAME | |
| 7.15.4 CONTROL_PARM | |
| 7.15.5 SUBRULE statement | 105 |
| 7.15.6 Path list expansion rules. | 106 |
| 7.15.7 SUBRULES statement | 107 |
| 7.15.8 Control file | 107 |
| 7.15.9 TECH_FAMILY statement | 109 |
| 7.15.10 SUBRULE and SUBRULES statements | |
| 7.16 Modeling | |
| 7.16.1 Types of modeling | |
| 7.16.2 Model organization | |
| 7.16.3 MODELPROC statement. | |
| 7.16.4 SUBMODEL statement. | |
| 7.16.5 Modeling statements | |
| 7.16.6 TEST BUS statement | |
| 7.16.7 INPUT statement | |
| | |
| 7.16.8 OUTPUT statement | |
| 7.16.9 DO statement. | |
| 7.16.10 PROPERTIES statement | |
| 7.16.11 SETVAR statement. | |
| 7.17 Embedded C code | |
| 7.18 Definition of a subrule | |
| 7.19 Pragma | |
| 7.19.1 IMPORT_EXPORT_TAG. | |
| Power modeling and calculation | |
| 8.1 Power overview | |
| 8.2 Caching state information | 158 |
| 8.2.1 Initializing the state cache | 158 |
| 8.2.2 State cache lifetime | 158 |
| 8.3 Caching load and slew information. | 158 |
| 8.3.1 Loading the load and slew cache | |
| 8.3.2 Load and slew cache lifetime | |
| | |

| 8.4 Simulation switching events | |
|---|-----|
| 8.5 Partial swing events. | |
| 8.6 Power calculation | |
| 8.7 Accumulation of power consumption by the design | |
| 8.8 Group Pin List syntax and semantics. | |
| 8.8.1 Syntax | |
| 8.8.2 Semantics | |
| 8.8.3 Example | |
| 8.9 Group Condition List syntax and semantics | |
| 8.9.1 Syntax | |
| 8.9.2 Semantics | |
| 8.9.3 Example | |
| 8.10 Sensitivity list syntax and semantics. | |
| 8.10.1 Syntax | |
| 8.10.2 Semantics. | |
| 8.10.3 Example | |
| 8.11 Group condition language. | |
| 8.11.1 Syntax | |
| 8.11.2 Semantics | |
| 8.11.3 Condition expression operator precedence | |
| 8.11.4 Condition expressions referencing pin states and transitions | |
| 8.11.5 Semantics of nonexistent pins. | 168 |
| 9 Application and library interaction. | |
| 9.1 behavior model domain. | |
| 9.2 vectorTiming and vectorPower model domains | |
| 9.2.1 Power unit conversion. | |
| 9.2.2 Vector power calculation. | |
| 10 Procedural interface (PI) | |
| 10.1 Overview | |
| 10.1.1 DPCM | |
| 10.1.2 Application | |
| 10.1.3 libdcmlr | |
| 10.2 Control and data flow. | |
| 10.3 Architectural requirements. | |
| 10.4 Data ownership technique. | |
| 10.4.1 Persistence of data passed across the PI. | |
| 10.4.1 Data cache guidelines for the DPCM | |
| 10.4.2 Application/DPCM interaction | |
| 10.4.3 Application initializes message/memory handling | |
| 10.4.4 Application loads and initializes the DPCM | |
| 10.4.5 Application requests timing models for cell instances | |
| 10.5 Model domain issues | |
| 10.5.1 Model domain selection | |
| 10.5.2 Model domain determination. | |
| 10.5.3 DPCM invokes application modeling callback functions | |
| 10.5.4 Application requests propagation delay | |
| 10.5.5 DPCM calls application EXTERNAL functions | |
| 10.5. DI CM can's application EXTERIVAL functions | |
| 10.7 Application responsibilities when using a DPCM | |
| 10.7 Application responsionness when using a Di CW 10.7.1 Standard Structure rules | |
| 10.7.1 Standard Structure rules | |
| 10.7.3 Selection of early and late slew values | |
| 10.7.4 Semantics of slew values | |
| 10.7.4 Semantics of siew values | |
| IU.1.5 SIEW CALCULATIONS. | 1/9 |

| 10.8 Application use of the DPCM | 179 |
|--|-----|
| 10.8.1 Initialization of the DPCM | |
| 10.8.2 Context creation | |
| 10.8.3 Dynamic linking | |
| 10.8.4 Subrule initialization | |
| 10.8.5 Use of the DPCM | |
| 10.8.6 Application control | 181 |
| 10.8.7 Application execution | 182 |
| 10.8.8 Termination of DPCM | |
| 10.9 DPCM library organization | 182 |
| 10.9.1 Multiple technologies | |
| 10.9.2 Model names | |
| 10.9.3 DPCM error handling | 183 |
| 10.10 C level language for EXPOSE and EXTERNAL functions | |
| 10.10.1 Integer return code | |
| 10.10.2 The Standard Structure pointer | |
| 10.10.3 Result structure pointer | |
| 10.10.4 Passed arguments. | |
| 10.10.5 DCL array indexing | |
| 10.10.6 Conversion to C data types | |
| 10.10.7 include files. | |
| 10.11 PIN and BLOCK data structure requirements | |
| 10.12 DCM STD STRUCT Standard Structure | |
| 10.12.1 Alternate semantics for Standard Structure fields | |
| 10.12.2 Reserved fields | |
| 10.12.3 Standard Structure value restriction | |
| 10.13 DCMTransmittedInfo structure | |
| 10.14 Environment or user variables. | |
| 10.15 Procedural interface (PI) functions summary | |
| 10.15.1 Expose functions. | |
| 10.15.2 External functions | |
| 10.15.3 Deprecated functions. | |
| 10.16 Implicit functions. | |
| 10.16.1 libdcmlr | |
| 10.16.2 Run-time library utility functions. | |
| 10.16.3 Memory control functions. | |
| 10.16.4 Message and error control functions. | |
| 10.16.5 Calculation functions. | |
| 10.16.6 Modeling functions. | |
| 10.17 PI function table description. | 209 |
| 10.17.1 Arguments. | |
| 10.17.2 DCL syntax | |
| 10.17.3 C syntax | |
| 10.18 PI function descriptions | |
| 10.18.1 Interconnect loading related functions | |
| 10.18.2 Interconnect delay related functions. | |
| 10.18.3 Functions accessing netlist information. | |
| 10.18.4 Functions exporting limit information. | |
| 10.18.5 Functions getting/setting model information | |
| 10.18.6 Functions importing instance name information | |
| 10.18.7 Process information functions. | |
| 10.18.8 Miscellaneous standard interface functions. | |
| 10.18.9 Power-related functions. | |
| 10.19 Application context | |
| 10.19.1 pathData association | |
| - | |

| 10.20 Application and library interaction | |
|--|--|
| 10.20.1 behavior model domain | |
| 10.20.2 vectorTiming and vectorPower model domains | |
| 10.20.3 Power unit conversion. | |
| 10.20.4 Vector power calculation | |
| 10.21 Parasitic analysis | |
| 10.21.1 Assumptions. | |
| 10.21.2 Parasitic networks | |
| 10.21.3 Basic definitions. | |
| 10.21.4 Parasitic element data structure | |
| 10.21.5 Coordinates | |
| 10.21.6 Parasitic subnets | |
| 10.21.7 Pin parasitics | |
| 10.21.8 Modeling internal nodes | |
| 10.21.9 Load and interconnect models | |
| 10.21.10 Obtaining parasitic networks | |
| 10.21.11 Persistent storage of load and interconnect models | |
| 10.21.12 Calculating effective capacitances and driving resistances | |
| 10.21.13 Parasitic estimation | |
| 10.21.14 Threshold voltages. | |
| 10.21.15 Obtaining aggressor window overlaps | |
| 10.22 Noise analysis | |
| 10.22.1 Types of noise | |
| 10.22.2 Noise models | |
| 10.22.3 Noise waveforms. | |
| 10.22.4 Noise network models. | |
| 10.22.5 Calculating composite noise at cell inputs | |
| 10.22.6 Calculating composite noise at cell outputs | |
| 10.22.7 Setting noise budgets | |
| 10.22.8 Reporting noise violations | |
| 10.23 Delay and slew calculations for differential circuits | |
| 10.23.1 Sample figures | |
| 10.23.2 appGetArrivalOffsetsByName | |
| 10.23.3 API extensions for function modeling | |
| 10.23.4 Explicit APIs for user-defined primitives | |
| 10.23.5 APIs for hierarchy. | |
| 10.23.6 Built-in APIs for function modeling. | |
| 10.23.7 API Extensions for VECTOR modeling | |
| 10.23.8 APIs for XWF | |
| 10.23.9 Extensions and changes to voltages and temperature APIs | |
| 10.23.10 Operating conditions. | |
| 10.23.11 On-chip process variation. | |
| 10.23.12 Accessing properties and attributes | |
| 10.23.13 APIs for attribute within a PIN object | |
| 10.23.14 Connectivity | |
| 10.23.15 Control of timing arc existence and state | |
| 10.23.16 Modeling cores. | |
| 10.23.17 Default pin slews and interface version calls | |
| 10.23.18 API to access library required resources. | |
| 10.23.19 Resource types | |
| 10.23.20 Library extensions for phase locked loop processing | |
| 10.23.21 API definitions for external conditions. | |
| 10.23.22 Extensions for listing pins | |
| 10.23.23 Memory BIST mapping | |
| 10.23.24 dpcmGetCellTestProcedure | |

| | | 410 |
|----|--|-----|
| | 10.24 Interconnect delay calculation intraface | |
| | 10.24.1 Control and data flows | |
| | 10.24.2 Model generation functions | |
| | 10.24.3 Calculation functions | |
| | 10.24.4 Cell calculation functions | |
| | 10.24.5 ICM initialization. | |
| | 10.25 DCL run-time support | |
| | 10.25.1 Array manipulation functions. | |
| | 10.25.2 Memory management. | |
| | 10.25.3 Structure manipulation functions | |
| | 10.25.4 Initialization functions | |
| | 10.26 Calculation functions. | |
| | 10.26.1 delay | |
| | 10.26.2 slew | |
| | 10.26.3 check | |
| | 10.27 Modeling functions. | |
| | 10.27.1 modelSearch. | |
| | 10.27.1 modersearch | |
| | 10.27.2 Mode operators | |
| | | |
| | 10.27.4 Edge propagation communication to the application | |
| | 10.27.5 Edge propagation communication to the DPCM | |
| | 10.27.6 newTimingPin | |
| | 10.27.7 newDelayMatrixRow | |
| | 10.27.8 newNetSinkPropagateSegments | |
| | 10.27.9 newNetSourcePropagateSegments | |
| | 10.27.10 newPropagateSegment | |
| | 10.27.11 newTestMatrixRow | |
| | 10.27.12 newAltTestSegment | |
| | 10.27.13 Interactions between interconnect modeling and modeling functions | |
| | 10.28 Deprecated functions | 473 |
| | 10.28.1 Parasitic handling | 474 |
| | 10.28.2 Array manipulation functions | |
| | 10.28.3 Memory management. | |
| | 10.28.4 Initialization functions | |
| | 10.29 Standard Structure (std stru.h) file | |
| | 10.30 Standard macros (std_macs.h) file | |
| | 10.31 Standard interface structures (dcmintf.h) file | |
| | 10.32 Standard loading (dcmload h) file | |
| | e () | |
| | 10.34 Standard array (dcmgarray.h) file | |
| | 10.35 Standard user array defines (dcmuarray.h) file | |
| | 10.36 Standard user array defines (defindarray.if) me | |
| | 10.37 Standard platform-dependency (dempfrimin) me | |
| 11 | Parasitics | |
| 11 | | |
| | 11.1 Introduction | |
| | 11.2 Targeted applications for SPEF | |
| | 11.3 SPEF specification. | |
| | 11.3.1 Grammar | |
| | 11.3.2 Escaping rules | |
| | 11.3.3 File syntax | |
| | 11.3.4 Comments | |
| | 11.3.5 File semantics | |
| | 11.4 Examples | |
| | 11.4.1 Basic *D_NET file | |
| | 11.4.2 Basic *R_NET file | |
| | 11.4.3 *R_NET with poles and residues plus name mapping | 613 |
| | | |

| 11.4.4 *D_NET with triplet par_value | 615 |
|--|-----|
| 11.4.5 *R_NET with poles and residues plus triplet par_value | |
| 11.4.6 Merging SPEF files | 619 |
| 11.4.7 A SPEF file header section with *VARIATION_PARAMETERS definition | 624 |
| 11.4.8 CAP and RES statements with sensitivity information in a SPEF file | |
| Annex A (normative) Implementation requirements. | 625 |
| Annex B (informative) IEEE List of Participants | |
| | |

Table of Tables

| Table 1—Keywords | 20 |
|--|----|
| Table 2—DCL predefined references to Standard Structure fields | 23 |
| Table 3—DCL compiler generated predefined identifiers | 27 |
| Table 4—Edge types and conversions | 29 |
| Table 5—Propagation mode conversions | 29 |
| Table 6—Calculation mode conversions. | 29 |
| Table 7—TEST TYPE conversions | 30 |
| Fable 8—Purity operator | |
| Table 9—Timing resolution modes | |
| Fable 10—Test mode operators table | |
| Table 11—Mathematical operators | |
| Table 12—Logical operators | |
| Table 13—Mathematical operator precedence (high to low) | |
| Table 14—Logical operator precedence (high to low). | |
| Table 15—Type definition for ACTIVE_HISTORY_TYPE | |
| Table 16—Permitted activityCode values | |
| Table 17—Type definition for HISTORY TYPE | |
| Table 18—Rule history info message types | |
| Table 19—Table History inform message types | |
| Table 20—Permitted kind values | |
| Table 21—LOAD HISTORY TYPE | |
| Table 22—CELL LIST TYPE | |
| Table 23—TECH TYPE | |
| Table 24—DELAY REC TYPE | |
| Table 25—SLEW_REC_TYPE | 78 |
| Table 26—CHECK REC TYPE | |
| Table 27—CCDB TYPE | |
| Table 28—CELL DATA TYPE | |
| Table 29—CCDB TYPE | |
| Table 30—PIN ASSOCIATION | |
| Table 31—PATH DATA TYPE | |
| Table 32—STD STRUCT | |
| Table 33—ARGV | |
| Table 34—CONTROL PARM | |
| Table 35—Library function floor | |
| Table 36—Library function ifloor | |
| Table 37—Library function ceil | |
| Table 38—Library Function iceil | |
| Table 39—Library function rint. | |
| Table 40—Library function round | |
| Table 41—Library function trunc | |
| Table 42—Library function itrunc | |
| Table 43—Library function map tech family | |
| Table 44—Library function current tech type | |
| Table 45—Library function subrule_tech_type | |
| Table 46—Library function subrule tech type | |
| Table 47—Library function get technology list | |
| Table 48—Library function cos | |
| Table 49—Library function sin | |
| Table 50—Library function tan | |
| Table 51—Library function new plane 10 | |
| Table 52—Library function get_plane_name 10 | |
| Table 53—Library function get_space_name | |

| Table 54– | -Library function get_max_spaces1 | 100 |
|------------|---|-----|
| Table 55– | -Library function get max planes | 100 |
| Table 56- | -Library function get space coordinate | 101 |
| Table 57– | -Library function get plane coordinate | 101 |
| Table 58– | -Library function set busy wait | 101 |
| Table 59– | -Library function change debug level | 102 |
| Table 60- | -Library function get_caller_stack | 102 |
| | -Library function GET LOAD HISTORY | |
| | -Library function GET CELL LIST | |
| | -Library function GET ROW COUNT | |
| | -Library function STEP TABLE | |
| | -Library function GET LOAD PATH | |
| | -Library function GET RULE NAME | |
| | -Library function ADD RULE. | |
| | -Data type clause | |
| | -Arc data types | |
| | -Validity of predefined identifiers for STORE clause | |
| | -Logic operators (valid for behavior, vectorTiming, and vectorPower model domains) | |
| | -Logical equivalence operators (valid for behavior model domain) | |
| | -Unary bitwise operators (valid for behavior, vectorTiming, and vectorPower model domain | |
| | | |
| | -Binary bitwise operators (valid for behavior, vectorTiming, and vectorPower model domai | |
| | | |
| Table 75– | -Binary operators (valid for behavior model domain) | |
| | -Node primitives for control operators (valid for behavior model domain) | |
| | -Node primitives for edge operators (continued) (valid for behavior, vectorTiming, a | |
| | ver model domains) | |
| | -Node primitives for precedence control operators (valid for behavior model domain) | |
| | -Node primitives for constant operators (valid for behavior, vectorTiming, vectorPower mo | |
| | | |
| | -Node primitives for user-defined operators | |
| | -Node primitives for miscellaneous operators | |
| | -Binary reduction operators | |
| | -Bitwise reduction operators | |
| | -Logical reduction operators. | |
| | -Array of bits operators | |
| | -Edge operators | |
| | -Higher function nodes | |
| | | 146 |
| | -Miscellaneous operators | |
| | -User-defined operators | |
| | -Valid modifier enumerations for given node primitive operators | |
| | -Syntax for a GroupPinString | |
| Table 02 | -Syntax for a GroupConditionString | 162 |
| | -Syntax for a SensitivityPinString | |
| | -Syntax for a condition_expression | |
| Table 95- | Din Nome Identifier computing | 167 |
| | -PinName_Identifier semantics1 -PinName_Level semantics1 | |
| | | |
| | -PinName_State semantics | |
| | -Condition expression operators. | |
| | | |
| | -Return code most significant byte | |
| | -Return code least significant bytes | |
| | —Data types defined in DCL and C | |
| | -Header files | |
| 1able 105- | —Predefined macro names | 186 |

| Table 106—Alternate semantics for Standard Structure fields | |
|---|-----|
| Table 107—Expose functions | |
| Table 108—External functions | |
| Table 109—Deprecated functions | |
| Table 110—libdcmlr functions | |
| Table 111—Module control functions | |
| Table 112—Memory control functions. | 207 |
| Table 113—Message and error control functions | |
| Table 114—Calculation functions | |
| Table 115—Modeling functions. | |
| Table 116—PI function table example | |
| Table 117—Standard Structure field semantics. | |
| Table 118—appGetTotalLoadCapacitanceByPin | |
| Table 119—appGetTotalLoadCapacitanceByName. | |
| Table 120—appGetTotalPinCapacitanceByPin | |
| Table 120—appGetTotalPinCapacitanceByName. | |
| Table 122—appGetSourcePinCapacitanceByPin | |
| Table 122—appGetSourcePinCapacitanceByName | |
| | |
| Table 124—dpcmGetDefCellSize. Table 125—arr CatCallCoordinates | |
| Table 125—appGetCellCoordinates. | |
| Table 126—appGetCellOrientation. | |
| Table 127—dpcmGetEstLoadCapacitance | |
| Table 128—dpcmGetEstWireCapacitance. | |
| Table 129—dpcmGetEstWireResistance. | |
| Table 130—dpcmGetPinCapacitance | |
| Table 131—dpcmGetCellIOlists | |
| Table 132—appGetRC | |
| Table 133—dpcmGetDelayGradient | |
| Table 134—dpcmGetSlewGradient | |
| Table 135—dpcmGetEstimateRC | |
| Table 136—dpcmGetDefPortSlew | |
| Table 137—dpcmGetDefPortCapacitance | 221 |
| Table 138—appGetNumDriversByPin | |
| Table 139—appGetNumDriversByName | |
| Table 140—appForEachParallelDriverByPin | |
| Table 141—appForEachParallelDriverByName | |
| Table 142—appGetNumPinsByPin | |
| Table 143—appGetNumPinsByName | |
| Table 144—appGetNumSinksByPin | |
| Table 145—appGetNumSinksByName | |
| Table 146—dpcmAddWireLoadModel | |
| Table 140—dpcmGetWireLoadModel | |
| Table 149—dpcmGetWireLoadModelForBlockSize | |
| Table 143—appGetInstanceCount | |
| | |
| Table 150—dpcmGetCapacitanceLimit. Table 151—dpcmGetClaurLimit. | |
| Table 151—dpcmGetSlewLimit | |
| Table 152—dpcmGetXovers | |
| Table 153-dpcmGetFunctionalModeArray. Table 154-dpcmGetPageFunctionalModeArray. | |
| Table 154—dpcmGetBaseFunctionalMode. Table 155—ang C + C - ang C - ang C + C - an | |
| Table 155—appGetCurrentFunctionalMode. | |
| Table 156—dpcmGetControlExistence | |
| Table 157—dpcmSetLevel | |
| Table 158—dpcmGetLibraryAccuracyLevelArrays. | |
| Table 159—dpcmSetLibraryAccuracyLevel | |
| Table 160—dpcmGetExposePurityAndConsistency | |
| Table 161—DCM_Purity | 237 |

| Table 162– | -DCM_Consistency | .237 |
|------------|-------------------------------------|------|
| | -dpcmGetRailVoltageArray | |
| | -dpcmGetBaseRailVoltage | |
| | -appGetCurrentRailVoltage | |
| | -dpcmGetWireLoadModelArray | |
| | -dpcmGetBaseWireLoadModel | |
| | -appGetCurrentWireLoadModel | |
| | -dpcmGetBaseTemperature | |
| | -dpcmGetBaseOpRange | |
| | -dpcmGetOpRangeArray | |
| | -appGetCurrentTemperature | |
| | -appGetCurrentOpRange | |
| | -dpcmGetTimingStateArray | |
| | -appGetCurrentTimingState | |
| | -dpcmGetCellList | |
| | -appGetCellName | |
| | -appGetHierPinName | |
| | -appGetHierBlockName | |
| | -appGetHierNetName | |
| | -dpcmGetThresholds | |
| | -appGetThresholds | |
| | -appGetExternalStatus | |
| | -appGetVersionInfo | |
| | -appGetResource | |
| | -dpcmGetRuleUnitToSeconds | |
| | -dpcmGetRuleUnitToOhms | |
| | -dpcmGetRuleUnitToFarads | |
| | -dpcmGetRuleUnitToHenries | |
| | -dpcmGetRuleUnitToWatts | |
| | -dpcmGetRuleUnitToJoules | |
| | -dpcmGetTimeResolution | |
| | -dpcmGetParasiticCoordinateTypes | |
| | -dpcmIsSlewTime | |
| | -dpcmDebug | |
| | -dpcmGetVersionInfo | |
| | -dpcmHoldControl | |
| | -dpcmFillPinCache | |
| Table 199- | -dpcmFreePinCache | .256 |
| Table 200- | -appRegisterCellInfo | .256 |
| | -dpcmGetCellPowerInfo | .257 |
| Table 202- | -dpcmGetCellPowerWithState | .258 |
| | -dpcmGetAETCellPowerWithSensitivity | |
| Table 204- | -Integer LSB example | .259 |
| | -Mask encoding | |
| Table 206- | -dpcmGetPinPower | .260 |
| Table 207- | -dpcmAETGetSettlingTime | .260 |
| Table 208- | -dpcmAETGetSimultaneousSwitchTime | .261 |
| | -dpcmGroupGetSettlingTime | |
| | -dpcmGroupGetSimultaneousSwitchTime | |
| Table 211- | -dpcmCalcPartialSwingEnergy | .262 |
| Table 212- | -dpcmSetInitialState | .263 |
| Table 213- | -dpcmFreeStateCache | .264 |
| | | .264 |
| | 1 65 | .265 |
| | -parasiticElement structure | |
| Table 217- | -Parasitic element variables | .271 |

| Table 218_ | -DCM ElementTypes | 271 |
|--------------|---------------------------------------|-----|
| | -Node variables | |
| | –Volue variables | |
| | – Value valiables | |
| | | |
| | -parasiticSubnet structure | |
| | -DCM_NodeTypes | |
| | -dpcmCreateSubnetStructure | |
| | -dpcmGetDefaultInterconnectTechnology | |
| | -dpcmScaleParasitics | |
| | -dpcmGetSinkPinParasitics | |
| | -dpcmGetSourcePinParasitics | |
| | -dpcmGetPortNames | |
| | -Application timing arcs | |
| Table 231– | -dpcmBuildLoadModels | 288 |
| Table 232– | -dpcmBuildInterconnectModels | 289 |
| Table 233– | -appGetInterconnectModels | 290 |
| Table 234– | -appGetLoadModels | 290 |
| Table 235– | -appGetParasiticNetworksByPin | 291 |
| Table 236– | -appGetParasiticNetworksByName | 292 |
| | -dpcmPassivateLoadModels | |
| | -dpcmPassivateInterconnectModels | |
| | -dpcmRestoreLoadModels | |
| | -dpcmRestoreInterconnectModels | |
| | -appGetCeff | |
| | -dppGccCeff | |
| | -dpcmCalcSteadyStateResistanceRange | |
| | -dpcmCalcTristateResistanceRange | |
| | | |
| | -appSetCeff | |
| | -dpcmCalcCouplingCapacitance | |
| | -dpcmCalcSubstrateCapacitance | |
| | -dpcmCalcSegmentResistance | |
| | -Manufacturing layer type values | |
| | -dpcmGetLayerArray | |
| | -dpcmGetRuleUnitToMeters | |
| | -dpcmGetRuleUnitToAmps | |
| | -appGetDriverThresholds | |
| | -appGetAggressorOverlapWindows | |
| Table 255– | -appSetAggressorInteractWindows | 307 |
| Table 256– | -appGetOverlapNWFs | 308 |
| Table 257– | -appSetDriverInteractWindows | 309 |
| Table 258– | -dpcmCalcOutputResistances | 310 |
| Table 259– | -DCM_NoiseTypes | 312 |
| | -docmGetLibraryNoiseTypesArray | |
| | -appNewNoiseCone | |
| | –NWF type | |
| | –PWF type | |
| | –PWFdriverModel | |
| | -dpcmGetPWFarray | |
| | -dpcmCreatePWF | |
| | -dpcmCopyNWFarray | |
| | -dpcmCopyPWF | |
| | -dpcmCreatePWFdriverModel | |
| | | |
| | -dpcmGetPWFdriverModelArray | |
| | -dpcmGetSinkPinNoiseParasitics | |
| | -dpcmGetSourcePinNoiseParasitics | |
| Table $273-$ | -dpcmBuildNoiseInterconnectModels | |

| | -dpcmBuildNoiseLoadModels | |
|------------|---|--|
| | -driverPinNoise | |
| | -dpcmCalcInputNoise | |
| | -relatedPinNoise | |
| | -dpcmCalcOutputNoise | |
| | -appForEachNoiseParallelDriver | |
| | -dpcmSetParallelRelatedNoise | |
| | -appSetParallelOutputNoise | |
| Table 282- | -dpcmSetNoiseLimit | |
| | -noiseViolationInfo | |
| | -appSetNoiseViolation | |
| Table 285- | -dpcmGetNoiseViolationDetails | |
| Table 286- | -appGetArrivalOffsetsByName | |
| Table 287- | -appGetArrivalOffsetArraysByName | |
| Table 288- | -Arc ordering | |
| Table 289- | -PathDataBlock->modifiers enumeration values for priority operation | |
| Table 290- | -DCM_TestTypes | |
| Table 291- | -dpcmPerformPrimitive | |
| Table 292- | -appGetArcStructure | |
| Table 293- | -dpcmGetNodeSensitivity | |
| | -dpcmModelMoreFunctionDetail | |
| | –XWF APIs | |
| | -appSetXWF | |
| | -appGetXWF | |
| | -dpcmCalcXWF | |
| | -dpcmGetCellRailVoltageArray | |
| | -dpcmGetBaseCellRailVoltageArray | |
| | -dpcmGetBaseCellTemperature | |
| | -dpcmGetOpPointArray | |
| | -dpcmGetBaseOpPoint | |
| | -dpcmSetCurrentOpPoint | |
| | -DCM_ProcessVariations | |
| | -New predefined identifiers | |
| | –DCM CalculationModes | |
| | -dpcmSetCurrentProcessPoint | |
| | -dpcmGetBaseProcessPoint | |
| | 1 | |
| | -dpcmGetProcessPointRange | |
| | -dpcmGetRailVoltageRangeArray | |
| | -dpcmGetCellRailVoltageRangeArray | |
| | -dpcmGetTemperatureRange | |
| | -dpcmGetCellTemperatureRange | |
| | -dpcmGetPinPinTypeArray | |
| | -dpcmGetPinPinType | |
| | -dpcmGetPinSignalTypeArray | |
| | -dpcmGetPinSignalType | |
| | -dpcmGetPinActionArray | |
| | -dpcmGetPinAction | |
| | -dpcmGetPinPolarityArray | |
| | -dpcmGetPinPolarity | |
| | -dpcmGetPinEnablePin | |
| | -dpcmGetPinConnectClass | |
| | -dpcmGetPinScanPosition | |
| | -dpcmGetPinStuckArray | |
| | -dpcmGetPinStuck | |
| | -dpcmGetDifferentialPairPin | |
| Table 329- | -dpcmGetPathLabel | |

| | 277 |
|---|-----|
| Table 330—dpcmGetPowerStateLabel. | |
| Table 331—dpcmGetCellTypeArray | |
| Table 332—dpcmGetCellType | |
| Table 333—dpcmGetCellSwapClassArray | |
| Table 334—dpcmGetCellSwapClass | |
| Table 335—dpcmGetCellRestrictClassArray | |
| Table 336—dpcmGetCellRestrictClass | |
| Table 337—dpcmGetCellScanTypeArray. | |
| Table 338—dpcmGetCellScanType | |
| Table 339—dpcmGetCellNonScanCell. | |
| Table 340—DCM_PinMappingTypes | |
| Table 341—appSetVectorOperations | |
| Table 342—DCM VectorOperations | |
| Table 343—dpcmGetLevelShifter | |
| Table 344—dpcmGetPinTiePolarity | |
| Table 345—dpcmGetPinReadPolarity | |
| Table 346—dpcmGetPinWritePolarity. | |
| Table 347—dpcmGetSimultaneousSwitchTimes | |
| Table 348—appGetSwitchingBits. | |
| Table 349—dpcmGetFrequencyLimit | |
| | |
| Table 350—appGetPinFrequency | |
| Table 351—dpcmGetBasePinFrequency | |
| Table 352—dpcmGetPinJitter | |
| Table 353—dpcmGetInductanceLimit | |
| Table 354—dpcmGetOutputSourceResistances | |
| Table 355—appSetPull | |
| Table 356—DCM_PullType | |
| Table 357—dpcmGetPull | |
| Table 358—dpcmGetPinDriveStrength | |
| Table 359—dpcmGetCellVectorPower | |
| Table 360—dpcmGetPinConnectivityArrays | |
| Table 361—dpcmGetLibraryConnectClassArray | |
| Table 362—dpcmGetLibraryConnectivityRules | |
| Table 363—DCM ConnectRules | |
| Table 364—dpcmGetExistenceGraph | |
| Table 365—dpcmGetTimingStateGraphs | |
| Table 366—dpcmGetTimingStateStrings. | |
| Table 367—dpcmGetVectorEdgeNumbers | |
| Table 368—appSetSignalDivision | |
| Table 369—appSetSignalMultiplication | |
| Table 370—appSetSignalGeneration | |
| Table 370—appsetsignatemetation Table 371—dpcmGetDefPinSlews | |
| 1 | |
| Table 372—appGetInterfaceVersion. Table 372—Valid interface version strings | |
| Table 373—Valid interface version strings | |
| Table 374—dpcmSetResource | |
| Table 375—dpcmGetAllResources | |
| Table 376—DCM_ResourceTypes | |
| Table 377—appGetExternalDelayByPin | |
| Table 378—Description of multiArcMultiEdgePath (XXXX are do not care bits) | |
| Table 379—appGetExternalDelayByName. | |
| Table 380—appGetLogicLevelByName | |
| Table 381—DCM_LogicLevel | |
| Table 382—appGetLogicLevelByPin. | |
| Table 383—dpcmGetPinIndexArrays | |
| Table 384—dpcmGetSupplyPins | 417 |
| Table 385—DCM_BistInversion | |
| — | |

| Table 386- | -dpcmGetPhysicalBISTMap | 418 |
|------------|------------------------------------|-----|
| Table 387- | -dpcmGetLogicalBISTMap | 418 |
| Table 388- | -dpcmGetCellTestProcedure | 419 |
| Table 389- | –icmBuildLoadModels | 422 |
| | -icmBuildInterconnectModels | |
| | -icmCalcInterconnectDelaySlew | |
| | –icmCalcCellDelaySlew | |
| | -ccmCalcDelaySlew | |
| | -ccmEarlyLateIdentical | |
| | -ccmGetICMcontrolParams | |
| | -icmCalcOutputResistances | |
| | -icmCalcTotalLoadCapacitances | |
| | -icmCalcXWF | |
| | | |
| | -icmInit | |
| | -dcmRT_new_DCM_ARRAY | |
| | -DCM_ATYPE enumeration | |
| | -DCM_AINIT enumeration | |
| | -DCM_ArrayInitUserFunction. | |
| | -dcmRT_sizeof_DCM_ARRAY | |
| | -dcmRT_claim_DCM_ARRAY | |
| | -dcmRT_disclaim_DCM_ARRAY | |
| | -dcmRT_disclaim_DCM_STRUCT | |
| | -dcmRT_disclaim_DCM_STRUCT | |
| | -dcmRT_longlock_DCM_STRUCT | |
| | -dcmRT_longunlock_DCM_STRUCT | |
| Table 411- | -dcmRT_getNumDimensions | 442 |
| Table 412- | -dcmRT_getNumElementsPer | 442 |
| Table 413- | -dcmRT getNumElements | 442 |
| | -dcmRT getElementType | |
| | -dcmRT arraycmp | |
| | -dcmRT InitRuleSystem | |
| | -dcmRT BindRule. | |
| | -dcmRT AppendRule | |
| | -dcmRT UnbindRule | |
| | _dcmRT_FindFunction | |
| | -dcmRT FindAppFunction | |
| | -dcmRT QuietFindFunction | |
| | -dcmRT MakeRC | |
| | — | 450 |
| 14010 | -dcmRT_SetMessageIntercept | |
| | -dcmRT_IssueMessage | |
| | -dcmRT_issuewessage | |
| | | |
| | -dcmRT_delete_DCM_STD_STRUCT | |
| | -dcmRT_setTechnology | |
| | -dcmRT_getTechnology | |
| | -dcmRT_getAllTechs | |
| | -dcmRT_freeAllTechs | |
| | -dcmRT_isGeneric | |
| | -dcmRT_takeMappingOfNugget | |
| | -dcmRT_registerUserObject | |
| | -dcmRT_DeleteRegisteredUserObjects | |
| | -dcmRT_DeleteOneUserObject | |
| | -delay | |
| | -slew | |
| | -check | |
| Table 441- | -modelSearch | 459 |

| Table 442—Mode propagation operators | 461 |
|---|-----|
| Table 443—Mode computation operators for delay and slew | |
| Table 444—Mode operator enumerators for check | 462 |
| Table 445—Edge propagation enumeration pairs | 463 |
| Table 446—Edge propagation communication with DPCM | 466 |
| Table 447—newTimingPin | |
| Table 448—newDelayMatrixRow | |
| Table 449—newNetSinkPropagateSegments | |
| Table 450—newNetSourcePropagateSegments | |
| Table 451—newPropagateSegment. | |
| Table 452—newTestMatrixRow | |
| Table 453—newAltTestSegment | |
| Table 454—appGetPiModel | |
| Table 455—appGetPolesAndResidues | |
| Table 456—appGetCeffective | |
| Table 457—appGetRLCnetworkByPin. | |
| Table 458—appGetRLCnetworkByName. | |
| Table 459—dpcmCalcPiModel. | |
| Table 460—dpcmCalcPolesAndResidues. | |
| Table 461—dpcmCalcCeffective | |
| Table 462—dpcmSetRLCmember | |
| Table 463—dpcmAppendPinAdmittance. | |
| Table 464—dpcmDeleteRLCnetwork. | |
| Table 465—dcm copy DCM ARRAY | |
| Table 466—dcm new DCM ARRAY. | |
| Table 467—dcm sizeof DCM ARRAY | |
| Table 468—dcm lock DCM ARRAY. | |
| Table 469—dcm unlock DCM ARRAY. | |
| Table 470—dcm lock DCM STRUCT | |
| Table 471—dcm unlock DCM STRUCT | |
| Table 472—dcm getNumDimensions. | |
| Table 473—dcm_getNumElementsPer | |
| Table 474—dcm_getNumElements. | |
| Table 475—dcm_getElementType | |
| Table 476—dcm_arraycmp | |
| Table 477—dcmCellList | |
| Table 477 - demoentrist | |
| Table 479—dcmMalloc | |
| Table 480—dcmFree | |
| Table 481—dcmRealloc | |
| Table 482—dcmBindRule | |
| Table 483—dcmAddRule | |
| Table 484—dcmUnbindRule | |
| Table 485—dcmFindFunction | |
| Table 485—dcmFindAppFunction | |
| Table 480—dcmQuietFindFunction | |
| Table 488—dcmMakeRC | |
| Table 488—dcmHardErrorRC | |
| Table 499—dcmSetMessageIntercept | |
| Table 490—dcmIsselwessage | |
| Table 492—dcm rule init | |
| Table 492—dcm_rute_nnt. Table 493—DCM_new_DCM_STD_STRUCT | 494 |
| Table 494—DCM_delete_DCM_STD_STRUCT | |
| Table 495—dcm_setTechnology | |
| Table 496—dcm_getTechnology | |
| Table 490—dcm_getTechnology Table 497—dcm_getAllTechs | |
| Tuole 177 uom_Beatti reens | |

| Table 498—dcm_freeAllTechs | |
|---|--|
| Table 499—dcm isGeneric | |
| Table 500—dcm_mapNugget | |
| Table 501—dcm takeMappingOfNugget | |
| Table 502—dcm registerUserObject | |
| Table 503—dcm_DeleteRegisteredUserObjects | |
| Table 504—dcm_DeleteOneUserObject | |
| Table 505—Design flow values | |
| Table 506—conn attr | |
| Table 507—Variation effect equations | |
| - | |

Table of BNF Syntax

| Syntax 7.1: token | |
|---|--|
| Syntax 7.2: identifier | |
| Syntax 7.3: double quoted character | |
| Syntax 7.4: constant | |
| Syntax 7.5: string literal | |
| Syntax 7.6: operator | |
| Syntax 7.7: punctuator | |
| Syntax 7.8: native type | |
| Syntax 7.9: mathematical_type | |
| Syntax 7.10: pointer_data_type | |
| Syntax 7.11: aggregate_type | |
| Syntax 7.12: aggregate_access | |
| Syntax 7.13: array type | |
| Syntax 7.14: var | |
| Syntax 7.15: cast | |
| Syntax 7.16: new operator | |
| Syntax 7.17: scope change | |
| Syntax 7.18: launch | |
| Syntax 7.19: FORCE operator | |
| Syntax 7.20: array index | |
| Syntax 7.21: statement call | |
| Syntax 7.22: method statement call | |
| Syntax 7.23: assign variable reference | |
| Syntax 7.24: store variable reference | |
| Syntax 7.25: expression | |
| Syntax 7.26: discrete expression | |
| Syntax 7.27: logical expression | |
| Syntax 7.28: pin_range_list | |
| Syntax 7.29: c statement reference | |
| Syntax 7.30: passed clause | |
| Syntax 7.31: result prototype | |
| Syntax 7.32: conditional result | |
| Syntax 7.33: local clause | |
| Syntax 7.34: default clause | |
| Syntax 7.35: default_clause (result variable) | |
| Syntax 7.36: prototype modifier | |
| Syntax 7.37: common prototype | |
| Syntax 7.38: tabledef_prototype | |
| Syntax 7.39: load table prototype | |
| Syntax 7.59: load_table_prototype | |
| Syntax 7.40: add_10w_prototype | |
| Syntax 7.42: check prototype | |
| Syntax 7.42: eneek_prototype | |
| Syntax 7.45: subinduer_prototype | |
| Syntax 7.44. typedel | |
| Syntax 7.45: expose_statement | |
| - | |
| Syntax 7.47: internal_statement | |
| Syntax 7.48: constant_statement | |
| Syntax 7.49: calculation_body | |
| Syntax 7.50: calc_statement | |
| Syntax 7.51: assign_statement | |
| Syntax 7.52: delay_statement | |
| Syntax 7.53: slew_statement | |

| Syntax 7.54: check statement | 74 |
|---|-----|
| Syntax 7.55: check statement | |
| Syntax 7.56: ABS | |
| Syntax 7.57: IMAG PART | |
| Syntax 7.58: REAL PART | |
| Syntax 7.59: EXPAND | |
| Syntax 7.60: IS EMPTY | |
| Syntax 7.61: NUM DIMENSIONS | |
| Syntax 7.62: NUM_ELEMENTS | |
| Syntax 7.63: ISSUE MESSAGE | |
| Syntax 7.64: PRINT VALUE | |
| Syntax 7.65: SOURCE STRANDS MSB | |
| Syntax 7.66: SOURCE STRANDS LSB | |
| Syntax 7.67: SINK STRANDS MSB | |
| Syntax 7.68: SINK_STRANDS_MSD | |
| Syntax 7.69: tabledef statement | |
| Syntax 7.70: table statement | |
| Syntax 7.70: table_statement | |
| Syntax 7.71: load_table_statement | |
| Syntax 7.72: unload_table_statement | |
| | |
| Syntax 7.74: add_row_statement | |
| Syntax 7.75: delete_row_statement | |
| Syntax 7.76: subrule_statement. | |
| Syntax 7.77: subrules_statement. | |
| Syntax 7.78: tech_family_statement | |
| Syntax 7.79: tech_family_statement | |
| Syntax 7.80: model_procedure | |
| Syntax 7.81: submodel_procedure | |
| Syntax 7.82: path_separator_stmt | |
| Syntax 7.83: path_statement | |
| Syntax 7.84: path_list | |
| Syntax 7.85: clkflg_clause | |
| Syntax 7.86: ckttype_clause | |
| Syntax 7.87: object_type_clause | |
| Syntax 7.88: data_type_sequence | |
| Syntax 7.89: bus_statement | |
| Syntax 7.90: test_statement | |
| Syntax 7.91: compare_list | |
| Syntax 7.92: compare_clause | |
| Syntax 7.93: edges_clause | |
| Syntax 7.94: test_type_clause | |
| Syntax 7.95: cycleadj_clause | |
| Syntax 7.96: checks_clause | |
| Syntax 7.97: methods_list | |
| Syntax 7.98: store_clause | |
| Syntax 7.99: test_bus_statement | 124 |
| Syntax 7.100: input_statement | 125 |
| Syntax 7.101: methods_clause | |
| Syntax 7.102: store_clause | |
| Syntax 7.103: output_statement | |
| Syntax 7.104: do_statement – BREAK and CONTINUE | 130 |
| Syntax 7.105: do_statement | |
| Syntax 7.106: statement_reference | |
| Syntax 7.107: statement_reference | 132 |
| Syntax 7.108: node_sequence | |
| Syntax 7.109: function_assignment_expression | 151 |

| Syntax 7.110: vector_sequence | 152 |
|--------------------------------------|-----|
| Syntax 7.111: import_export_sequence | 153 |
| Syntax 7.112: properties_statement | 154 |
| Syntax 7.113: setvar_statement | |
| Syntax 7.114: embedded_C_code | 155 |
| Syntax 7.115: subrule | |
| Syntax 7.116: pragma_declare | 156 |
| Syntax 11.1: Alphanumeric characters | |
| Syntax 11.2: SPEF names | |
| Syntax 11.3: SPEF_file | |
| Syntax 11.4: header_def | |
| Syntax 11.5: unit_def | |
| Syntax 11.6: name_map | |
| Syntax 11.7: power_def | |
| Syntax 11.8: external_def | |
| Syntax 11.9: conn_attr | |
| Syntax 11.10: define_def | |
| Syntax 11.11: variation_def | |
| Syntax 11.12: internal_def | |
| Syntax 11.13: d_net | |
| Syntax 11.14: conn_sec | |
| Syntax 11.15: cap_sec | |
| Syntax 11.16: res_sec. | |
| Syntax 11.17: induc_sec | |
| Syntax 11.18: r_net | |
| Syntax 11.19: load_desc | |
| Syntax 11.20: d_pnet | |
| Syntax 11.21: pconn_sec | |
| Syntax 11.22: pcap_sec | |
| Syntax 11.23: pres_sec | |
| Syntax 11.24: pinduc_sec | |
| Syntax 11.25: r_pnet | |
| | |

Table of Figures

| Figure 1—High-level DPCS architecture linkage structure | 16 |
|--|-----|
| Figure 2—Function graph form | 110 |
| Figure 3—DPCM/application procedural interface | |
| Figure 4—PIN and PINLIST | |
| Figure 5—Parallel drivers example | |
| Figure 6—Subnet node mapping | |
| Figure 7—Differential buffer chain | |
| Figure 8—Timing models for a differential buffer chain | |
| Figure 9—Arrival offsets for differential signals | |
| Figure 10—Priority operation | |
| Figure 11—Precedence | |
| Figure 12—Strand ranges | |
| Figure 13-Various methods of using XWF to model waveforms for slew computation | 352 |
| Figure 14—Propagation of XWF "handles" by application | 353 |
| Figure 15—Application, CCM and ICM control and data flows | 421 |
| Figure 16—Clock separation | 458 |
| Figure 17—Bias calculation | 458 |
| Figure 18—Clock pulse width | 459 |
| Figure 19—Sample MODELPROC results | 469 |
| Figure 20—Additional MODELPROC results | |
| Figure 21—Capacitance value example | 474 |
| Figure 22—Equation for poles and residues | 475 |
| Figure 23—Example RC network | |
| Figure 24—SPEF targeted applications | |
| | |

Delay and power calculation standards -

Part 1: Integrated circuit delay and power calculation systems

FOREWORD

1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and nongovernmental organizations liaising with the IEC also participate in this preparation.

IEEE Standards documents are developed within IEEE Societies and Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board. IEEE develops its standards through a consensus development process, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of IEEE and serve without compensation. While IEEE administers the process and establishes rules to promote fairness in the consensus development process, IEEE does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards. Use of IEEE Standards documents is wholly voluntary. IEEE documents are made available for use subject to important notices and legal disclaimers (see http://standards.ieee.org/IPR/disclaimers.html for more information).

IEC collaborates closely with IEEE in accordance with conditions determined by agreement between the two organizations.

- 2) The formal decisions of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees. The formal decisions of IEEE on technical matters, once consensus within IEEE Societies and Standards Coordinating Committees has been reached, is determined by a balanced ballot of materially interested parties who indicate interest in reviewing the proposed standard. Final approval of the IEEE standards document is given by the IEEE Standards Association (IEEE-SA) Standards Board.
- 3) IEC/IEEE Publications have the form of recommendations for international use and are accepted by IEC National Committees/IEEE Societies in that sense. While all reasonable efforts are made to ensure that the technical content of IEC/IEEE Publications is accurate, IEC or IEEE cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications (including IEC/IEEE Publications) transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC/IEEE Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC and IEEE do not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC and IEEE are not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or IEEE or their directors, employees, servants or agents including individual experts and members of technical committees and IEC National Committees, or volunteers of IEEE Societies and the Standards Coordinating Committees of the IEEE Standards Association (IEEE-SA) Standards Board, for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC/IEEE Publication or any other IEC or IEEE Publications.
- 8) Attention is drawn to the normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that implementation of this IEC/IEEE Publication may require use of material covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. IEC or IEEE shall not be held responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patent Claims or determining whether any licensing terms or conditions provided in connection with submission of a Letter of Assurance, if any, or in any licensing agreements are reasonable or non-discriminatory. Users of this standard are expressly advised that determination of the validity of any patent rights, and the risk of infringement of such rights, is entirely their own responsibility.

International Standard IEC 61523-1/ IEEE Std 1481-2009 has been processed through IEC technical committee 93: Design automation, under the IEC/IEEE Dual Logo Agreement.

This second edition cancels and replaces the first edition, published in 2001, and constitutes a technical revision.

The text of this standard is based on the following documents:

| IEEE Std | FDIS | Report on voting |
|--------------------|-------------|------------------|
| IEEE Std 1481-2009 | 93/318/FDIS | 93/325/RVD |

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

The IEC Technical Committee and IEEE Technical Committee have decided that the contents of this publication will remain unchanged until the stability date indicated on the IEC web site under "http://webstore.iec.ch" in the data related to the specific publication. At this date, the publication will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

IEEE Std 1481[™]-2009 (Revision of IEEE Std 1481-1999)

IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA)

Sponsor

Design Automation Standards Committee

of the

IEEE Computer Society

9 December 2009

IEEE-SA Standards Board

Royalty-free nonexlcusive permission has been granted by International Business Machines (IBM) Corporation for all written contributions made by IBM under the direction of Harry J. Beatty III.

Royalty-free permission has been granted by Silicon Integration Initiative, Inc. (Si2) to reprint material from Specification for the Open Library Architecture (OLA), Version 2.0-00, March 1, 2003.

Abstract: Ways for integrated circuit designers to analyze chip timing and power consistently across a broad set of electric design automation (EDA) applications are covered in this standard. Methods by which integrated circuit vendors can express timing and power information once per given technology are also covered. In addition, the means by which EDA vendors can meet their application performance and capacity needs are discussed.

Keywords: chip delay, electronic design automation (EDA), integrated circuit (IC) design, power calculation

IEEE is a registered trademark in the U.S. Patent & Trademark Office, owned by the Institute of Electrical and Electronics Engineers, Incorporated.

IEEE Introduction

This introduction is not part of IEEE Std 1481-2009, IEEE Standard for Integrated Circuit (IC) Open Library Architecture (OLA).

The objective of the delay and power calculation system (DPCS) is to make it possible for integrated circuit designers to consistently calculate chip delay and power across electronic design automation (EDA) applications and for integrated circuit vendors to express delay and power information only once per technology while enabling sufficient EDA application accuracy.

This is accomplished by a coordinated set of standards that support a standard method to describe timing and power characteristics of integrated circuit design units (cells and higher level design elements); a standard method for EDA applications to calculate chip design instance specific delay, slew, and power for logic and interconnects; and standard file formats to exchange chip parasitic and cluster information.

Notice to users

Laws and regulations

Users of these documents should consult all applicable laws and regulations. Compliance with the provisions of this standard does not imply compliance to any applicable regulatory requirements. Implementers of the standard are responsible for observing or referring to the applicable regulatory requirements. IEEE does not, by the publication of its standards, intend to urge action that is not in compliance with applicable laws, and these documents may not be construed as doing so.

Copyrights

This document is copyrighted by the IEEE. It is made available for a wide variety of both public and private uses. These include both use, by reference, in laws and regulations, and use in private self-regulation, standardization, and the promotion of engineering practices and methods. By making this document available for use and adoption by public authorities and private users, the IEEE does not waive any rights in copyright to this document.

Updating of IEEE documents

Users of IEEE standards should be aware that these documents may be superseded at any time by the issuance of new editions or may be amended from time to time through the issuance of amendments, corrigenda, or errata. An official IEEE document at any point in time consists of the current edition of the document together with any amendments, corrigenda, or errata then in effect. In order to determine whether a given document is the current edition and whether it has been amended through the issuance of amendments, corrigenda, or errata, visit the IEEE Standards Association Web site at http://ieeexplore.ieee.org/xpl/standards.jsp, or contact the IEEE at the address listed previously.

For more information about the IEEE Standards Association or the IEEE standards development process, visit the IEEE-SA Web site at http://standards.ieee.org.

Errata

Errata, if any, for this and all other standards can be accessed at the following URL: http://standards.ieee.org/reading/ieee/updates/errata/. Users are encouraged to check this URL for errata periodically.

Interpretations

Current interpretations can be accessed at the following URL: http://standards.ieee.org/reading/ieee/interp/.

Patents

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. A patent holder or patent applicant has filed a statement of assurance that it will grant licenses under these rights without compensation or under reasonable rates, with reasonable terms and conditions that are demonstrably free of any unfair discrimination to applicants desiring to obtain such licenses. Other Essential Patent Claims may exist for which a statement of assurance has not been received. The IEEE is not responsible for identifying Essential Patent Claims for which a license may be required, for conducting inquiries into the legal validity or scope of Patents Claims, or determining whether any licensing terms or conditions are reasonable or non-discriminatory. Further information may be obtained from the IEEE Standards Association.

IEC 61523-1:2012 IEEE Std 1481-2009

Delay and power calculation standards – Part 1: Integrated circuit delay and power calculation systems

IMPORTANT NOTICE: This trial-use standard is not intended to ensure safety, security, health, or environmental protection in all circumstances. Implementers of the trial-use standard are responsible for determining appropriate safety, security, environmental, and health practices or regulatory requirements.

This IEEE document is made available for use subject to important notices and legal disclaimers. These notices and disclaimers appear in all publications containing this document and may be found under the heading "Important Notice" or "Important Notices and Disclaimers Concerning IEEE Documents." Thev can also be obtained on request from IEEE or viewed at http://standards.ieee.org/IPR/disclaimers.html.

1 Overview

The delay and power calculation system (DPCS) is a coordinated set of standards that support a standard method to describe timing and power characteristics of integrated circuit (IC) design units (cells and higher level design elements); a standard method for electronic design automation (EDA) applications to calculate chip design instance specific delay, slew, and power for logic and interconnects; and standard file formats to exchange chip parasitic and cluster information. The standard specifications covered in this document include

- A description language for timing and power modeling, called the delay calculation language (DCL).
- A software procedural interface (PI) for communications between EDA applications and compiled libraries of DCL descriptions.
- A standard file exchange format for parasitic information about the chip design: Standard Parasitic Exchange Format (SPEF).
- Informative usage examples
- Informative notes

Notes and examples are informative. All other components of this specification are considered normative unless otherwise directed.

1.1 Scope

The scope of this standard focuses on delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity.

1.2 Purpose

To improve the IEEE 1481-1999 standard system for integrated circuit designers to more accurately and more completely analyze semiconductor designs across EDA applications and for integrated circuit vendors to express logical behavior, signal integrity, delay, and power information only once per technology while enabling sufficient EDA application accuracy.

1.3 Introduction

The DPCS standard covers delay and power calculation for integrated circuit design with support for modeling logical behavior and signal integrity, which makes it possible for integrated circuit designers to analyze chip timing and power consistently across a broad set of EDA applications, for integrated circuit vendors to express timing and power information once (for a given technology), and for EDA vendors to meet their application performance and capacity needs. The intended use for this standard is IC timing and power. This standard may be applied to both unit logic cells supplied by the IC vendor and logical macros defined by the IC designer. Although this standard is written toward the integrated circuit supplier and EDA developer, its application applies equally well to representation of timing and power for designer-defined macros (or hierarchical design elements).

These specifications make it possible to achieve consistent timing and power results, but they do not guarantee it. They provide for a single executable software program that computes delay and power based on IC vendor-supplied algorithms (or designer-supplied algorithms for macros) but does not guarantee EDA applications can correctly communicate the design-specific information required for these algorithms. By specifying standard exchange formats for parasitic data and floorplanning information, this standard provides a marked improvement over design environments with no such standards. However, it is the responsibility of the EDA application to correctly correlate the information between these standard exchange files and the actual design. This standard also does not detail how the information contained within the standard exchange files shall be obtained.

As feature sizes for chips have shrink below 0.25 μ m, interconnect delay effects have begun to outweigh those of the logic cells. This means placement of cells and wire routing of the interconnects become as important a factor as the type of cell drivers and receivers on the interconnect. As a result, EDA logic design applications (such as synthesis) have begun to interact closely with physical design applications (such as floorplanning and layout). Applications that before could consider only simple delay and power models now need to deal with complex, interrelated delay and power algorithms. Plus, due to the complexities of the delay and power algorithms, the integrated circuit vendor needs to have control of applications and not be restricted by the limitations of a broad set of applications demanded by the customers (the designers).

Over the past few years, it has become increasingly apparent that modern very large-scale integration (VLSI) design is no longer bounded only by timing and area constraints. Power has become significantly more important. In an era of hand-held devices, ranging from mobile computing to wireless communication systems, managing and controlling power takes on an important role. Several benefits can be attained from low-power designs in addition to extended battery life. Low-power devices often run at a lower junction temperature, which leads to higher reliability and lower cost cooling systems. There are also several challenges for calculation and modeling of power (and delay) in deep submicron (less then $0.25 \ \mu$ m) designs. EDA tools can now accurately calculate and model power by using this DPCS standard.

2 Normative references

The following referenced documents are indispensable for the application of this document (i.e., they must be understood and used, so each referenced document is cited in text and its relationship to this document is explained). For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

ISO/IEC 9899:1990, Programming Languages - C.¹

ISO/IEC 14882:2003, Programming Languages – C++.

¹ ISO publications are available from the ISO Central Secretariat, Case Postale 56, 1 ch. de la Voie Creuse, CH-1211, Genève 20, Switzerland / Suisse (http://www.iso.ch/). IEC publications are available from the Sales Department of the International Electrotechnical Commission, Case Postale 131, 3 rue de Varembé, CH-1211, Genève 20, Switzerland/Suisse (http://www.iec.ch/).